EPM7128SLI84-10N ALTERA

CPLDs (Complex Programmable Logic Devices)
Web icon

Description

The MAX 7000 family of high-density, high-performance PLDs is based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. Features ■ High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture ■ 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in MAX 7000S devices – ISP circuitry compatible with IEEE Std. 1532 ■ Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices ■ Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells ■ Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2)

  • Electrical & Electronic Components
  • Plds
  • Cmos
  • Jtag

Product characteristics

Kynix Part #
KY32-EPM7128SLI84-10N
Manufacturer Part #
EPM7128SLI84-10N
Product Category
CPLDs (Complex Programmable Logic Devices)
Manufacturer
Intel / Altera
Description
CPLD 10.0ns 147.1 MHz Surface Mount -40°C ~ 85°C (TA) Tray In System Programmable MAX® 7000S 84-PLCC
Package
PLCC
Quantity
3126 PCS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Time
3(168 Hours)

Domain icon Distributor

Kowloon - Hong Kong

Contact